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ABSTRACT 
This thesis examines a particular set of properties of Silicon-On-Insulator (SOI) 
devices and their application to a bandgap voltage reference. SOI is a specialized process 
intended to boost various performance parameters of a traditional bulk process by embedding 
an insulating layer below the surface of the silicon. Some of the advantages of SOI over 
traditional bulk processes are as follows: higher frequency response, higher tolerance to 
harsh radiation, and greater density of logic circuits. However, two parasitic effects, the 
lateral bipolar action and the self-heating effect, inherent in SOI MOSFET devices have 
impeded the use of SOI. A goal of this investigation is to model these behaviors using 
existing electrical elements in HSPICE. Ultimately, this thesis attempts to utilize these two 
effects to create a thermally regulated bandgap voltage reference that can be utilized on a 
CMOS process. 
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CHAPTER 1. INTRODUCTION 
Silicon-On-Insulator (SOI) materials are quickly becoming economically comparable 
to standard bulk Complimentary Metal Oxide Se~conductor (CMOS) processes. 
Companies such as IBM, Peregrine Semiconductor, and Honeywell believe that their SOI 
processes will allow them to fabricate cheaper Integrated Circuits (I Cs) than traditional bulk 
silicon has allowed them to produce. High-speed circuitry and dense logic are just some of 
the advantages of SOI over standard CMOS. Unfortunately, SOI circuits are plagued with 
self-heating effects which may cause large temperature variations across integrated circuitry 
[1]. This effect coupled with the parasitic bipolar inherent in SOI Metal Oxide 
Semiconductor Field Effect Transistors (MOSFETs) has impeded the transition from bulk 
silicon to SOI. Silicon-On-Insulator a:p.alog circuitry design will become even more 
unwieldy as device scaling continues at a breakneck pace. Simultaneous simulations of 
thermal and electrical characteristics are needed to create predictable circuitry. One of the 
topics discussed in this thesis is a model that allows the user to simulate a circuit's electrical 
and thermal characteristics simultaneously. Such models will allow the analog designer to be 
able to more accurately anticipate thermally induced behavior. 
Bandgap voltage references are an essential block in the data converter field. Most 
bandgap voltage references require a few bipolar devices. Bipolar devices often require 
.. 
additional processing which adds to the cost of the circuit. Thermal regulation of bandgap 
voltage references allows for additional precision control. Thermally regulated voltage 
references have been produced using a post-process micromachining step [2]. The 
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micromachining step thermally isolates the reference circuitry from the surrounding circuitry . . 
This isolated region can then be heated and stabilized to a desired temperature above a 
normal range of ambient temperatures. · 
This voltage reference scheme can migrate from the micromachined materials to SOI 
materials. The aforementioned caveats of SOI might provide a cost-effective solution to 
fabricate a thermally stabilized bandgap reference. Silicon-On-Insulator materials are 
inherently thermally isolated from surrounding circuitry, and, therefore, have no additional 
post-processing steps or costs to thermally isolate the circuitry. Furthermore, the parasitic 
bipolar can be used in bandgap reference instead of adding extra steps for the purpose of 
creating bipolar devices. This thesis proposes a thermally regulated voltage reference for a 
SOI process. 
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CHAPTER 2. GENERAL OVERVIEW 
Silicon-On-Insulator Background 
Silicon-On-Insulator materials differ from bulk materials in that an electrically 
insulating material is embedded below the silicon surface as in fig. 1. The insulating layer is 
typically silicon dioxide and is typically a few hundred nanometers thick and embedded a 
few hundred nanometers deep. A thin layer of silicon can also be grown on alternative 
substrates such as sapphire. After this insulation layer, which for the silicon dioxide case is 
referred to as the Buried Oxide (BOX) layer, is embedded, most processing steps remain very 
similar to bulk's processing steps [3]. This BOX layer divides the substrate and the bulk into 
two electrically isolated regions. The bulk region is immediately below the gate and above 
the BOX, and the substrate is below the BOX. The consequences of this additional layer that 
distinguishes SOI from bulk CMOS will be discussed below. 
SOI materials have been around for many decades. The first noted silicon dioxide 
implanted layer was in 1963 [3]. SOI's resilience to radiation harsh environments, such as in 
space, quickly attracted the interest of the defense industry. High-energy particles such as 
alpha particles and cosmic rays, which are normally blocked by the earth's atmosphere, can 
Bulk CMOS SOI 
Fig. 1. Comparison of bulk CMOS to SOI. 
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penetrate down to the bulk of bulk silicon creating a long track or funnel, approximately lOu 
deep, of electron-hole pairs near depletion regions. The charge collapses the depletion region 
and induces large electric field in a manner that accelerates the electron-hole pairs away from 
each other creating a bulk current. This additional current can alter logic. This high energy 
radiation induced state switching is called a Single-Event Upset (SEU) [3]. Bulk CMOS has 
poor performance in environments that have high amounts of radiation due to SEU. 
However, the insulating barrier in SOI does not permit the majority of the charge in the 
funnel to ever reach the critical depletion zones. This property of SOI was the initial 
attraction to the material. 
Threshold voltage can be affected by radiation as well. Over time, bombardment of 
the silicon by highly energetic particles can cause charge to be embedded in the gate-oxide, 
and for SOI, charge can be embedded in the BOX layer as well. Charge embedded in the 
BOX layer has the potential to cause current leakage near the back gate. This effect is 
cumulative and depends upon the total dose of radiation. An additional implant of boron for 
N-channel devices can help solve the problem of the total dose radiation near the back gate. 
SOI circuits that are resistant to radiation effects are called radiation hardened or RAD hard 
[3]. 
Recently, commercial industry has become very interested in the many additional 
advantages that SOI has to offer. SOI circuits have a greater frequency response than their 
bulk counterparts. This additional speed is partly a result of the lower junction capacitance. 
The effective area of the reverse biased diodes is much smaller in SOI due to the lack of a 
bottom diffusion area normally associated with the source and drain of traditional bulk 
CMOS material. The periphery area is the only area left to account for in junction 
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capacitance. Furthermore, steeper subthreshold slopes have been reported due to the strong 
parasitic lateral bipolar transistor. This parasitic device has the effect of lowering the 
threshold voltage of the MOS transistors by increasing the bulk's potential especially when 
the body is left floating. The :result is faster switching time for logic circuits . 
• 
This parasitic bipolar, however, can severely hamper the performance of analog 
circuitry. As the MOSFET is turned on, charge is injected into the bipolar's base. This in-
turn, creates large but unstable transconductances which sharply decreases following the 
large jump. Base crowding and other high injection effects contribute to this decrease in 
transconductance [3]. The resulting characteristic IV curves will have a bump, known as the 
kink effect, in the saturation region. Some attempts to turn-off this parasitic device by tying 
the body to the source have resulted in pushing the kink to higher drain to source voltages. 
Reported losses of over 40dB in gain in SOI operational amplifiers have resulted from this 
parasitic bipolar interaction [4]. Careful methodologies need to be developed to properly 
connect to the bulk. 
Another problem that can be attributed to the parasitic bipolar device is single 
transistor latch-up. As drain to source voltage in the MOSFET increases, electron-hole pairs 
are created by impact ionization. Now, the total drain to source current Icts (this is also the 
collector emitter current Ice) will be multiplied by an avalanche multiplication factor M. 
These additional charges look like a base current, Ibase, to the parasitic bipolar. The base 
current can be given by Ibase=Icts(M-1). The result is a positive feedback loop, which may 
cause the transistor to latch-up into a high current mode when the loop gain, ~(M-1), 
becomes greater than one [3]. This scenario may result because the factor M increases as the 
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Fig. 2. Current fed into the base of the parasitic bipolar via avalanching. 
drain to source voltage approaches the breakdown voltage. Fig. 2 shows the latch-up 
mechanism.. 
Greater density is another benefit of SOI materials. Bulk processes require a bulk 
contact to function properly. The scaling of these bulk contacts are not scaling as quickly as 
other elements used in bulk processes are scaling [5]. The bulk in thin film. SOI does not 
even need to be connected to the top or bottom. rail. This bulk can be left floating, which will 
benefit digital circuitry in two ways: One, the overall density of'the Integrated Circuit (IC) 
can increase due to the lack of need for the bulk contact, and two, the floating body will 
effectively be turned on decreasing the threshold voltage and increasing the subthreshold 
slope. Bulk contacts are now one of the primary limiting factors in the overall density of ,,. 
current bulk processes. 
In digital design, devices are typically packed as close as the design rules will allow. 
The design rules dictate the minim.um. distance between adjacent devices that will allow the 
devices to operate properly to a first order approximation. For analog and Radio Frequency 
(RF) devices, further care must be used beyond the standard digital design rules. Isolation 
7 
between devices requires additional distances and a greater number of bulk contacts. The 
SOI wafer minimizes integrated device interaction by making it possible to isolate each 
device. The wireless industry is keeping a keen eye on development of SOI due to these 
properties. Single chip solutions for RF systems may become very feasible according to the 
Peregrine Semiconductor company, who is currently implementing SOI RF components [6]. 
Three-dimensional processes are being developed now using SOI. Interdigitated 
layers of silicon and silicon dioxide can be fabricated analogous to a layer cake as in Fig. 3. 
On each silicon layer transistors can be placed and interconnected with adjacent layers. This 
3D scheme will significantly decrease the amount of interconnect needed and allow for 
massively parallel data transfer between layers not possible with a 2D scenario which have 
been restricted to serial data transmission techniques between the various blocks. A 1000 
fold increase in speed has been reported in image processing circuitry using 3D SOI [3]. 
Memory structures will also benefit due the multi-layer silicon. The reduction of 
interconnect will significantly reduce the access time commonly associated with large 
memory structures. For now, 3D processes are in their infancy, and cost associated with the 
special processing could be a major drawback to 3D circuits. 
Fig. 3: A stacked 3D SOI example. 
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Resiliance to high temperatures is another property that SOI materials possess. The 
small effective area of the reversed biased diode lead to SOI material's enhanced high 
temperature performance. Reverse biased PN junction leakage currents increase 
exponentially. Furthermore, thermally generated carriers will exceed doping levels at very 
high temperatures which render the PN junction worthless. A practical limit for most silicon 
circuits is about 400° C [7]. However, the theoretical limit of silicon is greater, and ring 
oscillators have been proven functional at temperatures of 500° C [3]. 
SOI Distinctions 
Distinctions exist within the realm of SOI. Processing distinctions can be made, and 
bulk thickness can be used to further differentiate between materials. One type of processing 
is called wafer bonding. In this process a thin oxide layer is grown atop two wafers. The 
two wafers are sandwiched together with the oxide layers placed together. Bonding occurs at 
room temperature; however, annealing enhances the strength of the bond. One side of the 
wafer is then back etched leaving a thin layer of silicon on top. Another popular method of 
generating a buried oxide layer is Separation by Implanted Oxygen (SIMOX). High-energy 
oxygen ions are shot at the silicon layer which embeds a layer of oxygen atoms below the 
surface as in fig. 4. The wafer is then annealed which minimizes the defects of the silicon 
and partially restores it to its single crystalline structure. Annealing also induces the 
chemical reaction that forms the buried oxide layer [8]. 
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The thickness of the top silicon layer determines whether it is thick film, partially 
depleted SOI, or fully depleted SOI. The depletion thickness, Xctmax, can be given by (1). 
Equation (1) assumes that the no carriers are present in the depletion region, and the regions 
outside the depletion region are completely neutral [9]. 
Xctmax= 
Annealin 
Fig. 4. A diagram of the SIMOX process. 
Na 
4Esik T In -ni 
(1) 
Thick film SOI behaves much like bulk silicon except the kink effect can be observed as in 
fig. 5. The quantitative distinction is that the thickness of the silicon layer, tsi, is greater than 
twice Xctmax• The back gate bias, which is the voltage on the substrate of device, has little to 
no effect on the behavior of thick film devices. In partially depleted SOI devices, the 
depletion region ranges from Xctmax to twice Xctmax· Partially depleted SOI devices can have 
good reliability in RAD hard and high temperature environments. In fully depleted devices 
the depletion region extends to the BOX layer. Fully depleted devices do not exhibit the kink 
effect due to the lack of a neutral body region. Holes that are generated by avalanching, 
which normally forward biases a neutral body and activate a parasitic bipolar, will now be 
Ids Gm 
Vds Vds 
Fig. 5. The kink effect's result on drain to source current and transconductance. 
swept immediately to the source. Fully depleted devices have th~ greatest subthreshold slope 
and thereby are excellent candidates for digital circuitry. A drawback of fully depleted 
devices is that the radiation hardness of fully depleted SOI is typically not as great as 
partially depleted devices. The additional implant needed to improve the resilience to total 
dose effects is difficult to produce in the thin layer associated with fully depleted SOI. 
Another drawback of fully depleted devices is that resistivity of the body tie is quite high. 
Thermal Background 
Basic Definitions and Units 
The temperature of an object is a measure of the average kinetic energy of a mass's 
particles. pegrees Celsius (C) and Kelvin (K) are the temperature scales used in this thesis. 
The temperature scale Celsius is related to Kelvin by an offset of about 273 degrees. For the 
purpose of this thesis, room temperature will be assumed to be 27° C or 300 K. Heat flow is 
the energy transferred as a result of a temperature difference [12]. The unit of heat is the 
Joule (J). The rate of heat transfer or heat transfer rate is thus given the units of Joules per 
second or Watts (W). The amount of heat a medium is able to transfer is called its thermal 
11 
conductivity. Thermal conductivity is given the units of Watts per meter per degree Celsius. 
The inverse of thermal conductivity is referred to as thermal resistance. A mass's thermal 
capacitance or heat capacity is the amount of heat required to raise the temperature of the 
mass by one degree Celsius. Specific heat refers to a materials heat capacity per unit mass. 
The thermal capacitance is found by multiplying the mass of an object by its specific heat. 
The units of specific heat are Joules per gram per degree Celsius. 
Temperature Elevation in Silicon 
This section presents an overview of temperature elevation in silicon. Joule heating is 
one mechanism responsible for elevating the temperature of a conductor .. As electrons are 
accelerated by an electric field, they are slowed to a terminal velocity by collisions with the 
conductor's lattice. These collisions transfer kinetic energy from the carrier to the lattice 
resulting in a temperature elevation of the conductor, which is called Joule heating. 
Another mechanism responsible for temperature elevation is the thermoelectric effe~t. 
If one end of a conducting rod is at a higher temperature, electrons tend to be more densely 
packed near the colder end. An electric field exists between the two ends of the rod given by 
equation (2). The variable "Q" is the thermoelectric power, "E" is the electric field, "x" 
indicates length, and "T" is the temperature [10]. 
(2) 
The thermoelectric effect is divided into three different sub-effects. The Seebeck 
effect is an effect seen in p-type and n-type semiconducting materials. The direction and 
magnitude of the thermoelectric power depends on the doping profile of the material. 
Thomson heating occurs in addition to the heating caused by Joule heating when a 
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temperature gradient is placed in the direction of the current across a conductor. If a current 
is produced which flows towards the hot end, that is a current which carries electrons from 
the hot end to the cold end, the cold end will become warmer due to transfer of energy via 
electrons as well as thermal conduction [10]. The Thomson effect is reversible, so if a 
current flows in the opposite direction, the warm end will tend to loose its energy to the low 
energy electrons. The last subdivision is the Peltier effect. Additional thermal elevation can 
occur at the junction of two different conducting materials when a current traverses the 
junction [10]. Current flowing in the opposite direction will cause heat to flow out of the 
junction. An application of this principal is thermoelectric cooling. When a reverse bias is 
placed across a PN junction heat will be transferred away from the junction via electrons and 
holes. If many PN junctions are placed in series and in the correct geometric configuration a 
surface can be cooled as it is in a thermoelectric cooler [11]. 
In silicon, electrons fall from the conduction band to the valence band where a hole 
existed. As this happens a photon is given off conserving energy. Typically, a direct path in 
silicon does not exist as it does in other semiconducting materials such as Gallium Arsenide. 
As a result, the released photon is usually in the infrared region. This mechanism which 
results in thermal elevation is called recombination. 
Heat Tran$fer 
This section will present a simple overview of heat transfer in silicon. The three 
mechanisms of heat transfer are conduction, convection, and radiation. In conduction, heat is 
transferred within a solid by random vibrations of atoms propagating throughout the medium. 
For example, if a metal rod is heated on one end with a flame, the atoms of the lattice will 
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begin to vibrate more energetically at that end. The vibrations of these atoms will cause 
other atoms in close proximity to begin vibrating more energetically. The heat energy will 
propagate down the rod much the same way that an electrical signal propagates down a 
transmission line. 
This property of heat transfer allows one to use passive electrical components to 
model the thermal characteristics of silicon. Equation (3) shows the change in heat with 
respect to distance in a thermally conductive material. The variable "H" is heat, "K" is the 
thermal conductivity, and "T" is temperature [12]. Equation (4) shows the change in voltage 
with respect to distance in an electrically conductive material [13]. The variable "cr" is the 
electrical conductivity equal to the inverse of the impedance or "1/Z", "I" is the current, and 
"V" is the voltage. The form of the thermal conduction equation is identical to that of the 
electrical conduction equation. Due to this similarity between the behavior in electrical and 
thermal systems, similar sol~tion methods can be employed to solve a thermal network as 
would be normally used to solve an electrical network. Thus, a thermal network can be 
simulated in a SPICE program by substituting heat for current, temperature for voltage, and 
thermal conductivity for electrical conductivity. Fukahori has previously implemented a . . 
simulator dedicated to simulating electrothermal interaction that proved to more accurately 
model high power and thermally sensitive circuits than electrical simulation alone [14]. 
dT 
H=-Kdx 
dV 
I= -cr dx 
(3) 
(4) 
Convection is heat transfer by the movement of heated particles [12]. This 
phenomenon is usually observed in air. For instance, air molecules obtain energy from a 
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high temperature source and move to a colder area where the molecule's energy is released. 
In a conducting solid, the analogous particle of heat transfer is typically the electron. Setting 
up a potential difference can move energetic electrons from one part of a system to another. 
Convection in conducting and semiconducting materials is closely related to the 
thermoelectric effect. 
The third method of heat transfer is radiation. Photons generated by recombination 
can be radiated by a particle in one part of the system and reabsorbed in another. For silicon, 
this photon is typically in infrared region and will increase the temperature of the 
surrounding particles. However, some of the photons will leave the silicon and transfer their 
energy to other molecules outside of the silicon system. 
Modeling Thermal Behavior with Electrical Components 
The three mechanisms of heat transfer can be approximated as a single conduction 
mechanism for silicon VLSI systems. The heat generated in the bulk containing a 
semiconducting element such as a PN junction can be a maximum of the. total power into the 
system given by Power = VI, where V is voltage across an element and I is the total current 
put into the element. In order to consolidate these mechanisms, assumptions about the design 
need to be made. One assumption is that most of the energy lost will be dissipated in the 
bulk above the BOX layer and not in the interconnect [15]. However, actual thermal loss 
through the interconnect can be expected to be about 10% [16]. Another assumption is that 
thermal loss of the photons generated by recombination will be negligible [1]. The last 
assumption is that the heat gradients within the bulk generated by the Thomson effect will be 
averaged out and considered a single heat source within the bulk. Due to these 
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approximations and transformations of energy into heat, the heat can be approximated by the 
power into the bulk and modeled as a current source with the its current equal to the 
magnitude of the total power in watts into the bulk as shown in fig. 6 [17]. The BOX layer 
can be modeled as a parallel resistor capacitor pair for small silicon islands; however, larger 
islands will require a more involved model using a transmission line approach. 
Sum of Power 
Dissipated on 
Island 
Rth Cth 
Fig. 6. A simple thermal macro-model for small SOI islands. 
Table 1 shows some useful material properties necessary to derive the thermal 
characteristics of a SOI island [15]. The thermal properties themselves have some 
temperature dependencies. For simplification, a temperature of 300 K was used for 
· calculations. 
From table 1, the value of thermal capacitance, Rth, and the thermal resistance, Cth, 
of the BOX layer can be found. These values are useful for approximating the transient 
thermal behavior of a small island. The thermal capacitance can be calculated by (5), and the 
thermal resistance is given in (6). 
Cth=CpboxXg= Cpbox XPsi xvolume = Cpbox XPsi xareaxtbox (5) 
(6) 
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Table 1. Relevant thermal properties of silicon and silicon-dioxide. 
Specific Heat of silicon dioxide (Cpbox) 1 Joule/(g °K) 
Specific heat of silicon (Cpsi) 0.2587xT0·1877 Joules/(g °K) 
Thermal Conductivity of silicon dioxide (kbox) 0.014 Watt/(cm °K) 
Thermal Conductivity of silicon (ksD 2362xr1.29 Watt/(cm °K) 
Buried Oxide thickness (tbox) 0.4 microns 
Top silicon layer thickness (tsi) 0.2 microns 
Bulk thickness (tbuTh:) ~500 microns 
Density of silicon dioxide Pbox 2.27g/cm3 
Density of silicon Psi 2.328 g/cmj 
For larger silicon islands as used in analog circuitry, a transmission line approach 
needs to be considered as shown in fig. 7. The temperature should fall off at an exponential 
rate from the heat source as expected from transmission line theory. The following 
discussion will attempt to explain this phenomenon. 
Using a transmision approach, the amount of heat transmitted through the top silicon 
layer can be calculated for a given power dissipation, and the temperature at a point some 
arbitrary distance from the source can be calculated. Remember that the rate of heat transfer 
is analogous to current in the macro-model considered here, and the voltage at a node gives 
the temperature. For fig. 8, the thermal conductance per unit length x of the transmission line 
is shown as Gth, and the thermal impedance per unit length x of the transmission line is Zfu. 
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Now transmission line equations can be applied to obtain a temperature a distance x 
from a heat source. First we note that equations (7) and (8) come directly from transmission 
line theory. 
Rth:;,$00 
Field· 
Oxide 
Rsi 
External 
Temperature 
(7) 
(8) 
••• 
Fig .. 7. A transmission line model for a thermal network. Note that the three dots indicate 
a repetition of the pi network. 
Taking the second derivative of (7) with respect to x and substituting (8) gives us the 
new equation 
d2T 
dx2 = ZthGthT, which can be solved to render equation (9). The term is often 
referred to as y, and the term Zoth, the characteristic thermal impedance of the thermal 
- @_ network, will be defined as · \j-Gth . 
(9) 
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Elevated temperature 
y 
Fig. 8. An infinitesimal unit length x of a thermal transmission line. 
The implication is that the temperature will fall of exponentially from the source as 
given by y. Fig. 9 shows the exponential roll off for a SOI island with a heat source elevating 
a source point to 100° Celsius above ambient. The width of the island is 10 µm, the top layer 
silicon is 0.2 µm, the BOX thickness is 0.4 µm, and the bulk thickness is on the order of 500 
µm. 
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Fig. 9. Temperature variation with distance on a SOI bulk. 
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For a steady state response, the value of Zth is given by ( tsi -i; ksi j , and Gth is given 
( 1 tbox tbulk by Rbox + Rbulk) where Rbox = kboxW and Rbulk = Wksi. The_term y now becomes 
kbox 
k k , and Zoth becomes tsitbulk box+tsitbox box 
kboxtbulk+tboxksi 
k _2t ·k w2 . AT-network can be used to s1 s1 box 
approximate the thermal coupling between two power dissipating devices on a single island 
(see fig. 10). The values of the resistor depends open the value of Zorh, y, and the Length L. 
The "tanh" and "sinh" functions are the hyperbolic tangent and sine functions, which happen 
to be available in HSPICET1'.( 
Transient thermal response can be implemented by adding the necessary imaginary 
terms into Zoth and Gth• These terms will looklike resistive and capacitive elements in the 
T-network, and will show a delayed response to self-heating. For small distances L, where 
yL<<l, a shunt capacitance can be added next to the conductance with the value 
Crhbox = Cpboxtbox WLPbox . The value of y at 300 K is approximate! y 3x 105• So adding a 
Fig 10. AT-network approximating thermal characteristics of SOI. 
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shunt capacitor should be valid for lengths less than a few microns. The thermal capacitance 
of the substrate can be neglected for short time intervals due to its large size. For example, a 
thermal spike, which may result from an electrostatic discharge (BSD), will see the bulk as a 
thermal short or as a perfect heat sink [15]. 
Self-heating arn;l thermal coupling can be modeled using this transmission line 
approach. This approach will render a simultaneous solution of thermal and electrical 
characteristics of a given circuit. Many previous models have addressed self-heating of a 
single device but lack the thermal coupling that can occur by interaction of multiple devices . 
[17]. Therefore, a thermal node should be added to devices occupying a SOI island. The 
thermal node can be connected to a thermal transmission line and thermally coupled with 
other devices. Thermal modeling will help analog designers better anticipate problems that 
may arise due to self-heating and thermal coupling effects that may occur as they would in 
interdigitated configurations. 
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CHAPTER 3. BANDGAP IMPLEMENTATION 
Overview 
Precise voltage references are essential components for the data converter industry. 
An ideal voltage reference would have no variation with temperature, process variation, or 
power supply. A Zener diode is a decent method of generating an independent reference, but 
is subject to parameter drift, process variation, and requires a sufficiently large voltage 
supply [18]. Bandgap voltage references can operate with low voltage requirements and are 
relatively insensitive to process variation and power supply. However, bandgaps do possess 
a small dependency on temperature, and the trend towards greater integration may accentuate 
the bandgaps' temperature effects. A circuit that has a greater number of components will 
naturally require more power. The dissipated power elevates the temperature of all devices 
on the bulk including the temperature sensitive bandgap circuitry. Curvature compensation 
techniques, which greatly reduce temperature sensitivity, can be implemented, but often 
require multiple resistor trims, which ~ranslates to additional processing costs [19]. For these 
reasons, a bandgap reference that is virtually independent of temperature is needed. Thermal 
regulation as implemented by Reay 1n [2], may very well be a robust solution for current 
market trends and a shift towards the use of SOI materials. 
Basic Operation 
A simple bandgap works as follows. A bipolar transistor will require approximately 2 
m V per K less potential difference across the emitter base junction in order for it to sink or 
source an equivalent collector current. When this base emitter voltage is summed with a 
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circuit that is Proportional to Absolute Temperature or (PTAT) and scaled by a factor K, the 
result is a voltage that is relatively independent of supply and possesses a characteristic 
parabolic shaped dependency on temperature. The scale factor K should be set to cancel out 
the -2m V per °K change base-emitter voltage. A block diagram is· shown in fig. 11. 
Vref 
2mVper°K 
Fig. 11. A block diagram of a bandgap_ voltage reference. 
A Brokaw bandgap is an architecture that uses two bipolars with different emitter 
area ratios to achieve a PTAT [20]. The bases of the bi polars are tied together while a 
resistor separates the emitters. The collector current le can be given by equation (10). The 
parameter Is is the saturation current density, Vbe is the base emitter voltage, A is the 
effective area, j3 is the current gain, q is the elementary particle charge equal to 1.609 x 10-19 
Coulombs, k is Boltzman' s constant equal to 1.38 x 10-23 (J/K), and T is the temperature in 
Kelvin. The base current lb is given by equation (11) 
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(10) 
(11) 
Equation (10) can be rewritten to obtain the Vbe as in equation (12), and the 
difference of two differently sized transistors with equal currents becomes equation (13). 
Note that (13) is PTAT with the magnitude of the slope dependent upon fundamental 
constants and the ratio of two bipolar areas. 
(12) 
(13) 
Equation (12) unfortunately misleads the engineer in to believing that the base emitter 
voltage increases with temperature. Just the opposite actually happens because the parameter 
J8 is highly temperature dependent as given by equation (14) [9]. The parameter C is a 
constant which is process dependent, mis a parameter with the value between 1.5 and 3, and 
V go(T) is the bandgap voltage of silicon given by equation (15) [7], [21]. The r1 factor is 
actually the primary cause of the -2m V per degree Kelvin change of the base emitter voltage. 
(14) 
T2 (V) Vg(T) = 1.17 -T+636 4.17x104 K (15) 
Figure 12 shows a simple implementation of this bandgap voltage reference. In this 
implementation, the transistor Q1, which is four times smaller than Q4, provides the negative 
PT AT of -2 m V per degree Kelvin while the difference of Q 1 and Q2 creates a positive 
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PTAT necessary to cancel out negative coefficient created by Q1. The voltage difference is 
then used to create a PTAT current through R2• This current will tend to pull down the node 
between R1 and R2 as the temperature of the PN junctions increases. The emitter-base 
voltage will decrease as the temperature increases, which tends to cancel out the PT AT 
current. As a side note a good thermometer can be made using the nodal voltage-between R1 
and R2 with reference to the top rail, which will be referred to as the summing node 
throughout the remainder of this paper. This property will become important when 
attempting to implement a thermally regulated voltage reference. 
The feedback amplifier of the Brokaw cell ensures that the voltages atop R3 and R4 
are equivalent. If R3 and R4 are well matched, the collector currents will also be relatively 
R1 = 27.3k 
R2 = 3k 
Ql R3 = 10k 
R4 = 10k 
Fig. 12. A simple implementation of a Brokaw bandgap voltage reference. 
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well matched. Choosing the amplifier polarity, that is deciding which node to connect to the 
positive or negative terminal of the feedback amplifier, can be a difficult task by itself. A 
critical node of the two input nodes to the feedback amplifier first needs to be determined. A 
critical node will be the node that has the greatest change in voltage with any change in the 
feedback amplifier output. Both nodes are the output of a common emitter stage with emitter 
resistance. Therefore, the node with the largest gain will be the critical node. The gain of a 
common emitter amplifier with emitter resistance is reduced by a factor of 1/(1 +gmRe ), 
where gm is the transconductance of a single transistor and Re is the emitter resistor value 
[22]. If Re is large, the value of the effective gm of that particular leg is significantly 
reduced. Since the gm of the transistors is no longer a significant factor due to large emitter 
resistances in both cases, the critical node depends upon the value of emitter resistance. In 
this particular architecture, the critical node is between R4 and Q1 due to a smaller emitter 
resistor or lack of R2 in its path. Another way to determine the critical node is to consider R2 
as a current limiting resistor [23]. If this is the case, the current of the larger transistor is 
limited to a greater extent than the smaller transistor. Turning on the larger transistor past a 
certain point will effectively do nothing while the smaller transistor continues to source more 
current. To determine whether to connect the critical node to the positive or negative input 
node, simply determine whether increasing the base voltage will decrease or increase the 
current to the critical node. If the voltage of the critical node is greater than the non-critical 
node, then Q1 is sourcing too much current. Thus, increasing the base voltage will correctly 
compensate for excessive current sourced by the transistor. Therefore, the positive input to 
the amplifier must be connected to the critical node. 
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Many architectures have been implemented using a common collector configuration. 
These other architectures, in which the collectors are connected to a common node, will 
produce a term correlated to the offset of the amplifier. Typical CMOS amplifier offsets 
often exceed a few millivolts. To make matters worse, in most architectures this offset is 
typically amplified by the ratio of the summing node resistor and the resistor between the 
PTAT nodes. This ratio is typically greater than one and appears as an error in the reference 
on the order of tens of millivolts [19]. This error term cannot be corrected by resistor trims. 
The advantage of using the independent collectors, as the Brokaw bandgap does, is that the 
effect of amplifier offset is negligible. The additional error term due to offset voltage, as in 
fig. 13, is multiplied by the value of R11Re. To further minimize the offset effect, substituting 
a high impedance current mirror for the resistive loads can increase the impedance looking 
All 1 ··yn·(Vp-Vos) s 2- 1sRe- Re 
Al- ((Vn- Vp) + Vos) a Vos 
Re Re 
l1 =l2 - Al 
(VEI - VE2) AVEB 
12s----=--
R2 R2 
VbsV dd- VEI - VEBI 
V dd- VbaV rerVEBl + VEI 
V refaVEBl + ( 12 + l1)·R1 
V rer=VEBI + (2 l2 + Al)·R1 
V rer=VEB1 + 2·12 R1 + Al·R1 
R1 R1 
V ref= V EBI + 2·-·A V EB+ Vos·-
R2 Re 
Fig. 13. A calculation of the offset voltage effect. 
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out from the collectors. 
To calculate the temperature dependency of the reference voltage Vref, which for this 
architecture is the top rail less the base voltage, an expression for Vref first needs to be written 
as in (16). 
(16) 
The term ( 2~:) should be set to cancel out the -2m V per degree Kelvin emitter base 
voltage at the nominal operating temperature, T0• By rewriting equation (16), a new 
expression for Vref can be written as in (17) showing the temperature dependency of Vref• 
The first derivative (18) can now easily be found and is a first order approximation for the 
temperature sensitivity per degree Kelvin. 
Vref=-Vgo- (m-1)¥{ l+ln(~)) (17) 
Vref k (Toj dT =-(m-l)qln T (18) 
At To the temperature sensistivity is 0. At 20°K from nominal, typical calculated 
sensitivities are on the order of 5 to 10 ppm, whereas actual sensitivities are 4 to 10 times this 
amount [20]. Fig. 14 shows the voltage reference's dependency on temperature as given by 
(17). The nominal temperatute is set to 350° K, and the voltage is as a reference from the top 
rail. Note that the shape is often described as parabolic with temperature even though the 
equations are not of the form Vref = aT2 +bT +c. 
-1.21 
Vre(T) -1.22 
-1.23 
100 
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200 400 
T 
600 
700 
Fig. 14. The voltage reference's dependency on temperature calculated via MathCAD. 
Thermal Regulation 
Now that the basic operation of the bandgap has been explained, thermal regulation of 
this system will be described. The motivation for thermal regulation is simple: By 
controlling the temperature of the system, the system will tend to have less variation in its 
behavior, which is critical for a voltage reference. Comparing the summing node to a scaled 
version of the voltage reference will result in a system analogous to a household heating 
system. When the PTAT node indicates the temperature is too low, the comparator 
compensates by turning the heater system on, much like a furnace is activated in one's house 
by a thermostat [2]. When the PTAT node indicates the temperature is too high the heater 
system will shut off. The bandgap reference can be scaled by a resistor divider network since 
this reference has a much greater insensitivity to temperature than the PTAT node. This 
scaled reference will essentially set the system temperature. The temperature should be set 
well above room temperature; however, the higher the temperature setting is, the greater the 
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power requirement is which may exceed the power budget allocated to the engineer. A block 
diagram is presented in fig. 15. 
A bulk heater can be implemented with a variety of components. Any resistive 
component will undergo Joule heating when current is passed through it. If the component is 
in or close to the silicon island which contains the bipolar transistors of the bandgap, the 
relevant island temperature will be elevated. This temperature elevation of the island will 
change the node voltage that is PTAT. 
Stable VREF 
PTATsource 
Substrate 
Heater 
Fig. 15. A block diagram of a thermostat system for a bandgap voltage reference. 
One can use an embedded resistor to heat the island. However, embedded resistors 
are not in the close proximity of the base-emitter junctions and require that the comparator be 
able to source adequate current. Close proximity will be essential to heat the base-emitter 
junction since the temperature falls off exponentially across the bulk. A MOSFET 
interdigitated with the bipolars has the advantage of not requiring an input current to control 
its effective resistivity, and more importantly it has a closer proximity to the base-emitter 
junctions. For a 0.8 micron drawn gate length process, a MOSFET gate's distance to a base-
emitter junction is about 8 microns. If most of the power dissipation of the MOS heater is 
below the gate region, approximately 10m W of power per device may need to be dissipated 
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to elevate the base-emitter junction by 50 K to account for the thermal loss calculated by 
transmission line theory. The amount of power that the MOS can dump into the bulk is 
relatively small compared to a diode for the same controlling voltage. Diodes can be placed 
as close to the critical junction as the MOSFETs by interdigitating them with the lateral 
bipolar structure, but the diodes also require that the comparator has the capacity of sourcing 
adequate current to heat the entire island. Another alternative is to use the gate of the 
dormant MOS over the PNP as a resistor. A voltage will be placed across the ends of the 
gate causing current to flow. The voltage on either end of the gate should be set so the 
MOSFET is turned off. The gate is separated from the base junction only by a thin gate 
oxide on the order of 100 angstroms. This gate heater will minimize the amount of current 
needed to run the circuit, but the thin silicide overlayer may be prone to electromigration. 
Widening the gate resistor reduces the beta, B, of the bipolars as can be seen in equation (19) 
[3]. In this equation µ is the mobility, 'tis the minority carrier lifetime, and Lb is the base 
width, which for lateral bipolar junction transistors can be assumed to be the length of the 
gate of the MOSFET [3]. Silicide blocking of the gate may enhance its resilience to 
electromigration since much of the current would normally flow in the ultra-thin silicide 
layer. An additional disadvantage of the gate heater is that a greater voltage source will be 
required to not activate the dormant MOSFET while maintaining a voltage difference across 
the gate. 
(19) 
A complete representation of the bandgap with a thermal regulation is show in fig. 16. 
In this figure a resistor is shown as the bulk heater. Note this heater scenario does not have 
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to be the case as explained above. The main requirement for the amplifier used to heat the 
system is that it be able to source enough power to the heat element. The thermal feedback 
loop in this architecture is inherently compensated for by the large thermal pole [2]. 
R1 = 27.3k 
R2 = 3k 
R3 = 10k 
Ri = 10k 
Rs = 10k rare I 
R., = 6k 
<l2 = 4Q1 T 
t... . ............... i 
Fig. 16. Thermally regulated bandgap reference implemented with an embedded resistor. 
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CHAPTER 4. SIMULATION 
Modeling 
The first step towards achieving simulation results for a thermally compensated 
device was to produce an-adequate thermal Bipolar Junction Transistor (BJT) model. This 
model should have the necessary thermal dependencies that a standard BJT model has, and a 
temperature node as well. The temperature node does two things: One, the voltage on the 
node is the effective temperature in Kelvin which will update the elements parameter on each 
simulation iteration, and two, the power dissipated into the device is fed into the node as a 
current. This model will be able to simultaneously simulate both electrical and thermal 
characteristics of the circuit. 
The HSPICE™simulator was used for all of the simulations. HSPICE™elements do 
not possess a thermal node even though they do possess a parameter called "dtemp," which 
enables one to set the individual device temperature relative to the substrate temperature (set 
by the ".temp" statement). The "dtemp" parameter, however, can be set only once before any 
given sweep making it difficult to simultaneously simulate electrical and thermal 
characteristics. Behavioral Current Sources (BCS) and Behavioral Voltage Sources (BVS) 
can be used to emulate the necessary elements of a bandgap such as diodes and bipolars. 
A BCS was used to emulate a diode. The current is dependent upon the voltage 
across the two nodes of the BCS and the thermal node voltage. As an important note, 
HSPICE™treats the diode element as a special current source in order to achieve 
convergence. I know of no way of specifying a BCS as a diode in }!SPICE™. As a result 
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DC convergence becomes quite difficult. The following is a brief discussion on the 
difficulties of DC convergence and plausible alternative. 
A fundamental problem exists for DC convergence with BCS having a diode 
equation. When HSPICE™sees a diode element it considers it a short and ramps up the 
values until a reasonable value can be obtained. Furthermore, the algorithm for this 
convergence must be tailored to the sharp gradient as generated by a diode's exponential 
behavior. Most likely the step size is adapted properly for this type of behavior. However, 
when HSPICE™sees a behavioral current source it considers it open. An open element will 
put the source voltage across those two nodes of the BCS. This element will work for a DC 
sweep from an "off' to an "on" state, but does not work in reverse. For practicality, an "on" 
source voltage of three volts will be used. Three volts across an HSPICE™element with a 
diode equation will cause the BCS to sink a large amount of current for a first iteration. If a 
series resistance is placed, a large IR drop will occur causing the next estimate for the voltage 
across the BCS to be not only wrong in magnitude, but also in sign. Even a ".nodeset" 
statement ( a statement in HSPICE™causing the first initial iteration guess) combined with a 
small "DV" value (maximum voltage change from one iteration to the next), does not work 
with any consistency due to the exponential behavior of the diode. A different set of 
problems arises when substituting a BVS for the BCS with the diode equation solved for Veb• 
"On" to nearly "off" scenarios work, but the discontinuity in the natural logarithm function at 
zero cause the simulator to crash for low current values. Some combinations of the two 
elements have been attempted, butthey have had very limited success. 
My conclusion is that the DC convergence will not work unless the current source is 
defined as a diode device in HSPICET~ However, transient analysis does seem to work well. 
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For large gradients in voltage and current, HSPICE™adapts its step size fairly well in the 
transient domain. The HSPICE™manual suggests that for stubborn DC convergent circuits, 
one should try a transient sweep [24]. A scheme can be created to translate DC to transient 
sweeps using ".param" statements. The following statements need to be added to a netlist to 
easily translate a DC sweep to a transient one which looks very similar. 
$DC to Transient conversion technique 
.param startdc=3 stopdc = 6 stepdc = .01 $ Defines DC parameters 
.param steptran = lO0ns $ note: the steptran parameter should be long enough for 
$ the transient behavior to completely settle out 
.param stoptran = '(stopdc-startdc)/stepdc*steptran' 
.tran step=steptran stop=stoptran start= 0 UIC $UIC sets nodes equal to 0 
eSweep supply 0 vol= 'startdc+stepdc/steptran*time' $this is the element being 
swept in a 
$ DC-like manner. 
A diode can be developed with the diode equation as previously stated. One can also 
use BCS and BVS elements as functional blocks to emulate thermal voltages, saturation 
currents Is, and other variables used in the diode equation. These sources work fine for most 
cases, but many of these values, such as Is, in the diode equation may take on very small 
values on the order of 10-20. These values can upset the convergence algorithms if they 
happen to be too small due to truncation error and divide by zero errors. So additional care 
must be used if one chooses to implement the diode in this manner. As a rule of thumb, use 
of a BCS provides a larger range of values than a BVS. 
The diode can be encapsulated into a subcircuit or macro and used in a bipolar model. 
The bipolar model has an additional BCS element which models the collector current, le. In 
order to achieve convergence this source must model the transition from "off' operation, to 
"saturation" operation, to "forward active" operation in a smooth, continuous manner. A 
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term dependent upon the collector-emitter voltage Vee can be multiplied to the BJT saturation 
model to achieve this smooth transition as in equation (20). 
(20) 
A schematic for the lateral bipolar, shown in fig. 17, shows the electrical connection 
between the diode and the BCS acting as the collector current. The thermal node shown is a 
fourth terminal. The current flowing into the thermal node is equal to the total power 
dissipated in the BJT. The equation for this dependency can be written as equation (21). 
(21) 
! Thermal Node 
T Power 
RC 
Fig. 17. Schematic representation of the PNP. 
For schematics and other graphical purposes, a four-terminal symbol for the lateral 
PNP as shown in fig. 18 was made. The node on the far right of the picture is considered a 
thermal node. The connection to the star is suppose to give the user the impression that heat 
is generated by the device and flows out of this node. The voltage on this node will represent 
the temperature in Kelvin. 
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Fig. 18. A four terminal representation of a PNP with a heat node. 
The thermal node paradigm can easily be used in virtually any device with 
temperature dependency or that dissipates heat. As a note, these simultaneous thermal and 
electrical simulations are numerically more intensive than non-thermal ones due to the 
additional node for each device. Some references, such as in [17], suggest that the 
convergence criteria for the thermal nodes be relaxed because convergence of the device 
voltages and currents is adequate alone. 
Simulation 
A HSPICE™netlist is listed shown below that implements a PNP device as a 
subcircuit with a thermal node. This device calls a diode subcircuit which is also defined in 
the following netlist. The "$" character in HSPICE™precedes commentary. 
$ These two subcircuits can be added two any HSPICE™netlist and called as a subcircuit 
.subckt diodeSOI mmm ppp nheat aread=l Rplus=lO0 Rminus=lO0 
$ Define parameter statements used in this subcircuit for a diode 
.param iss=40e-18 koq=8.614e-5 
.param tnom=298 
.nodeset v(nEgap)=l.125 v(nVt)=.026 
$ Create element statements · 
Cshunt pin min c=lf $Aids in transient convergence 
Viss niss 0 DC=3 AC=0 $Keeps Giss from floating 
Evt nVt 0 vol='koq*v(nheat)' $Calculates the thermal voltate 
Egap nEgap 0 vol='l.l 7-4.7e-4*v(nheat)*v(nheat)/(v(nheat)+636)' $Calculates the 
bandgap voltage 
Rm mmm min r='Rminus' m=l $Series resistor 
Rp pin ppp r='Rplus' m=l $Series resistor 
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Rshunt min pin r=le9 m=l $Shunt conductance aids in convergence 
Rgap O nEgap r=le9 m=l $keeps Egap from floating 
Rvt 0 nVt r=le9 m=l $Keeps Evt from floating 
Gtherm nheat 0 cur='-abs(v(mmm,ppp)*i(Rp))' 
$ Gtherm sends out current to the heat node 
Giss niss 0 cur='exp( egnom/koq/tnom-
v(nEgap )/koq/v(nheat)+ 1.5*log(v(nheat)/tnom) )*iss*aread' 
$ Giss calculates the saturation current parament 
Gdio pin min cur='i(giss)*(exp(v(pin,min)/v(nVt))-1)' 
$ Gdio calculates the diode current 
.ends 
.subckt pnpSOI base col emit heat area=l 
$ Define parameters used in this subcircuit for 
.param beta= 54 vaf=7.5 
.nodeset v(nel)=0 v(ncl)=0 
$ Define element statements 
Esense nbsl nbl vol='0' $Sense base current 
Xdiode nbsl nel heat diodeSOI aread='area*l' Rplus=lO Rminus=lO $Call the 
diode subcircuit 
Cshunt nel ncl c=lf $Shunt cap aids in transient analysis 
Gheat heat 0 cur='-abs(i(Rcol)*v(emit,col))' $Sends current to the heat node 
Ocon nel ncl cur='beta*i(sense)/(abs(v(nel,ncl))+.0l)*v(nel,ncl)' $BJT 
Emitter-collector current 
Rshunt nel ncl r=le8 $Shunt resistance aids in 
convergence 
Rbase base nbl r='50' 
Remit emit nel r=l 
Rcol ncl col r='50' 
.ends 
$Series base resistance 
$Emitter series resistance 
$collector series resistance 
HSPICETMilas the option to parse this netlist globally or locally. If parsed globally, 
parameters defined at the top level will override the subcircuit level parameter definitions. If 
parsed locally, parameters defined at a higher level of hierarchy will not override the 
parameters defined in a subcircuit [24]. The HSPICE™default is global; however, this 
should be changed for netlists containing parameter statements within subcircuits to local 
parsing by placing "parhier=local" into the ".options" statement. 
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A thermally regulated bandgap schematic, as in fig. 19, can be created using the 
elements possessing a thermal node. The circuit uses a small island approximation to 
simulate self-heating. An embedded resistor is used to heat the island when the temperature 
falls below the set-point temperature. Resistors 1-6 are assumed to be far enough away from 
R1 
R2 
R3 
Ri 
Rs 
Q2 
= 27.3k 
= 3k 
= 10k 
= 10k 
= 10k 
= 6k 
= 4Q1 
T 
VREF 
.................... 
Rth 
Ext. 
Temp 
Rhe 
Fig 19. A schematic using a thermal node to implement a regulated bandgap. 
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the heated silicon island that substantial thermal coupling does not occur. No temperature 
effects for these resistors are accounted for in this simulation. 
Figure 20 shows the results of a temperature sweep in HSPICE™on the bandgap cell 
shown in fig. 12 with no temperature regulation. The graph shows a sweep from 200° K to 
450° K. At 350° K the temperature sensitivity is zero. At this temperature for design 
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purposes, a designer can check the voltage on the PT AT node. Then the designer can scale 
the bandgap voltage reference with a resistor divider network to match the voltage on the 
PT AT node when the temperature is 350° K. These two nodes are used as input to the 
amplifier responsible for thermal regulation. When the two nodes are equal, the system will 
be thermally stabilized. 
Unregulated Voltage Reference 
'Qj 1.7810E+00 -+--- -------------
> 
1 . 7750E+00 -1------.---..------.-------..---l 
2.00E+ 2.50E+ 3.00E+ 3.50E+ 4.00E+ 4.50E+ 
02 02 02 02 02 02 
Temperature (Kelvin) 
Fig. 20. Temperature sweep on a Brokaw cell with no regulation. 
A temperature sweep on the regulated bandgap voltage reference can now be 
performed. Fig. 21 compares the non-regulated to the regulated scenario. A small island was 
used to simulate the self-heating meaning that the temperature of the silicon island is almost 
exactly 350° K for all temperatures less than 350 K. One could expect similar results with a 
transmission line approach for simulation. Up to 350 K, the regulated source outperforms the 
non-regulated source. After 350 K, the performance matches the non-regulated source as 
expected. 
1 .78 
1 .779 
(1) 1 .778 Cl 
.l9 
0 > 1 .777 
1 .776 
1 .775 
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Temperature (K) 
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R efe re nee 
--+-Regulated 
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Fig. 21. Comparison of a non-regulated voltage reference to a regulated one. 
If the power requirement needed to elevate the critical junctions to 350° K cannot be 
met, an improvement (although less than shown in fig. 21) in temperature sensitivity will still 
be gained. The thermal feedback system may not be able to source enough heat as would be 
the case if too low of an external temperature were present. 
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CHAPTER 5. LAYOUT 
A few different layouts of ratioed PNP lateral bipolar transistors were implemented. 
The layout looks like a typical interdigitated MOSFET scenario. The base is connected on 
both ends by a N+ diffusion layer. The polysilicon gate defines the base width of the 
transistor and is extended to overlap the N+ diffusion. The motivation for this extension was 
to minimize the electrical contact resistance to the base. Prior to deposition of the 
polysilicon, a silicon nitride layer is placed over active regions. This silicon nitride blocks 
the growth of field oxide. A maximum width of about 14 microns was used so as not to 
allow the base resistance to become too great. The polysilicon is tied to a high potential node 
to ensure that the MOSFET is off. Figure 22 shows a layout scheme for the lateral BJT. 
One heater scenario is an embedded resistor surrounding the lateral bipolar. The 
resistor can be a N+ diffusion and electrically separated by a P+ diffusion, which can be tied 
to a low potential, or can be a reverse biased P+ diffusion as in fig. 23. 
P+ 
emitter 
Fig. 22. Layout scheme for a lateral bipolar. 
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P+ 
p p 
P+ 
Fig. 23. An embedded resistor used to heat the bulk of a BJT. 
This embedded resistor has a fundamental disadvantage of being some distance away 
from the base junction of the BJT. Originally, it was believed that this could be neglected, 
but further analysis showed quite a large thermal gradient in the bulk over these distances. A 
further disadvantage of this is that the devices are not all equidistant from the heater. The 
BJT device is contains multiple fingers, so the inner base-emitter junctions will not be 
elevated to same extent as the junctions towards the outside. A further disadvantage of the 
ring heater is that the analysis of this type of system would be very complex and unwieldy. 
A more symmetrical layout is needed. 
A PMOS transistor can also be used to elevate the bulk temperature. This method has 
an advantage of being relatively close to the critical base junction and can be interdigitated 
with the BJT (see fig. 24). Thus, all the devices will become heated relatively evenly. 
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Analysis of this problem may also be easier. One can simplify this scenario to a one-
dimensional problem by assuming that the area below the gates is heat source a distance x 
from the base-emitter junction. Using this estimation, one can use a thermal transmission 
line model to solve for temperature elevation of the critical regions. A disadvantage of the 
PMOS heater is the lack of ability to sink a large amount of current. The power dissipation 
Fig. 24. A PMOS heater used to elevate the bulk temperature. 
may be insufficient to elevate the base-emitter junctions to a desired temperature due to low 
supply voltages and large thermal losses through the BOX. 
Not obvious from fig. 24 is that switching the drain and source polarity will result in a 
diode element. Partially depleted MOS devices are not usually symmetrical. Usually a 
diffusion is made within the source to connect to the body with a low contact resistance. If 
the source of a PMOS is held at a low potential while placing a high potential on the drain, 
current will flow from the P+ drain to the N+ body tie embedded in the source as it does in a 
diode. The advantage of this scenario is that a diode can drive a lot of current with a 
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relatively low voltage supply. One drawback is that the thermal feedback amplifier driving 
this diode will need the ability to source a great amount of current. 
The last alternative is using the gate of the dormant MOSFET as heater. Current 
forced across the gate causes Joule heating. A very thin layer of oxide on the order of 100 
angstroms thick separates the lateral bipolar and the heat source. 
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CHAPTER 6. EXPERIMENTAL RESULTS 
Most of the heater scenarios previously described did not appear to work on 
Honeywell's process. The problem with these scenarios is that the heater tended to upset the 
electrical behavior of the bipolar transistors. Apparently, the diffusions do not reach the 
depth of the buried oxide layer as indicated by a low impedance path between the bipolars' 
bases and the heater devices on the island. If the diffusion had been deeper, a depletion 
region would have formed between the BJT' s and the heater devices embedded on the island. 
This depletion region would have resulted in a large electrical resistance and isolated the 
BJT' s and the heater devices. However, the measured resistance between the heater 
component and the base was approximately 400 ohms. The p-type well resistor did appear to 
work as a heater, but the results were not all that impressive in this revision of the layout. 
Self-heating of the devices was observable by clocking the MOSFET gate as in fig. 
25. By applying a low voltage to the gate of the MOSFET for a short period of time close to 
the thermal time constant of the device, the temperature of the device will increase as power 
is dissipated through the device. When the MOSFET is turned off, BJT operation should 
quickly take over. Since the device is temporarily warm, the difference between the emitter 
and the base should be distinctly smaller, and an increasing emitter to base voltage should be 
observable with a time constant on the order of the thermal properties of the material. The 
data, fig. 26, indicates that this effect may indeed happen. The data shows that when the gate 
voltages turns the MOSFET on, the base voltage decreases. When the MOSFET is off, the 
operation of the device returns to a bipolar mode, but the base voltage is slightly elevated. 
This decrease in emitter to base voltage which may be due to self-heating. 
0 > 
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Fig. 25. A schematic of the setup used to heat the BJT by pulsing the gate. 
Pulsed Measurement for Self-Heating Response 
~--- 3. - -,-------,-----------,..--.., 
-+-- V(gate) 
-m- V(base) 
-0.000006 0.000004 
time 
0.000014 
Fig. 26. A voltage verses time graph showing the modulation of the base voltage as the gate 
is pulsed. 
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An alternative method to heat the devices is to fix the base node voltage and modulate 
the heater nodes, which are the electrical contacts to the N-type diffusion ring that was 
originally intended to serve as a resistive heater. Since the electrical path between these two 
nodes has a relatively low resistance, a large amount of power can be dissipated in the bulk. 
Two BJT's with an emitter area ratio of 4 to 1 were used as shown in the configuration shown 
in fig. 27. A HP4155 sourced 10 µA of current into the emitters. The base voltage was fixed 
2 v-=-t 
Fig 27. Schematic representation of the set-up used to extract the emitter voltage difference. 
,. 
at 2 volts. All connections to the N diffusion resistive ring were swept from 1 to 3 volts. The 
collectors were tied to ground. 
The modulation of the emitter voltage due to sweeping the resistive ring indicated 
that the ring contact resistance to the effective base of the device was actually lower than the 
resistance of the intended base contact. This result is puzzling because the intended base 
contacts are closer to the emitters and collectors of the device. In fact, the resistive ring 
surrounds the base contacts. This leads me to believe that an N+ type layer is immediately 
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above the BOX layer, and the area of N+ diffusion plays a more important role in reducing 
the base resistance than distance. 
In fig 28, the difference in emitter-base voltages is shown with respect to a changing 
heater ring voltage. The data appears to show an increasing difference in emitter base 
voltage as the heat node voltage deviates further from the base at 2 volts and thereby 
indicating an increase in temperature. However, from this data the calculated maximum 
0.12 
0.1 
.c 0.08 
G) 
> 
C'CS 0.06 .. -a; 
C 
0.04 
0.02 
0 
1 1.5 2 2.5 3 
N-type ring diffussion voltage 
Fig. 28. A graph of the modulated emitter-base difference. 
temperature as shown in fig. 29,900 Kelvin, far exceeds expected values. Some other 
factors other than just temperature modulation must be occurring. The heater ring, which is 
also a N-type diffusion, may be modulating the effective base voltage and thus account for 
some of the elevated potential differences between the emitters. Furthermore, resistor 
mismatch would also be a factor for this accentuated potential difference. Resistive 
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Fig. 29. A direct estimation of temperature modulation due to ring potential manipulation. 
mismatch would effect this system electrically and thermally as well by creating a power 
dissipation mismatch on the silicon islands. 
In order to eliminate mismatch effects for argumentative purposes, a single transistor 
can be used. By applying different currents to the emitter, one can see a difference in emitter 
voltages that should be proportional to absolute temperature. However, the observed effect is 
not a nice v-shaped curve about two volts as expected. A current ratio of 4: 1 was used to 
obtain the data in fig 30. The N-type diffusion was swept in exactly the same manner as the 
previous setup. It is extremely difficult to determine whether any thermal activity is 
occurring. Thus, this combined heater-BJT device does not have the characteristics of a 
thermally coupled and electrically isolated device that is sought after for thermal regulation. 
A device with better electrical isolation in this process is a P-type resistive diffusion 
ring surrounding the lateral BJT. This diffusion can be reversed biased with respect to the 
.c 
Q) 
> 
ca -cu 
C 
50 
25 
N-type Ring Voltage 
Fig. 30. A difference in emitter voltages with current densities of 4: 1. 
base. It is important that this resistive ring is not as close to the emitter as the collector. The 
reversed biased P-type diffusion will serve as an additional collector, but the beta of the 
effective emitter, base, resistive ring device will be relatively ~ow compared to the intended 
device due to the large effective base width,- A schematic representation of the laboratory 
setup is shown in Fig. 31. 
-=-2 V t 
Fig. 31. Lab setup for the P-type diffusion resistor. 
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The thermal resistor is the P-type diffusion that surrounds the BJT. One contact of 
this diffusion is held at ground while the other is swept at voltages lower than the base 
voltage to maintain the reverse biased condition. Fig. 32 shows the measurement of the 
emitter voltages as the voltage is swept across the resistive P-diffusion resistor that surrounds 
the BJT. As the potential of the ring contact deviates further from ground, the emitter 
voltages decreases regardless of forward or reverse bias. This fact may be a good indication 
that the decrease in emitter voltage is largely due to a thermal elevation of the island. This 
thermal activity causes the emitter voltages to decrease resulting in a lower effective emitter-
base voltage. 
From this data, the temperature of the island for a respective ring voltage can be 
calculated. One method of temperature calculation would be to assume that a heater with 
11,., 
Q) 
E 
E w 
--------------2-:-o,~ .-------r-----, 
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P-type Ring Voltage 
--+-V(emit)@1 u 
-a- V(emit)@4u 
Fig. 32. Emitter voltages measured upon sweeping the P-type resistor. 
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zero potential across it would result in an island temperature around 300 Kelvin. Since the 
BJT's emitter base voltage for the same emitter current diminishes by about 2 m V per degree 
Celsius, the 20 m V drop as shown in fig. 32 indicates that the temperature has increased 
about 10 degrees and the temperature must be around 320 Kelvin. Another method of 
calculating temperature increase is by calculating the difference in emitter-base voltages for 
different current densities. Fig. 33 shows the corresponding calculated temperature of the 
island in Kelvin versus ring voltage calculated by taking the difference in emitter-base 
2' -I.!! 
::I -f! 
Cl) a. 
E 
"C 
::I 
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iii 
0 
-3 -2 -1 0 2 
P-type Ring Voltage 
Fig. 33. Calculated Temperature via delta Veb. 
voltages. The graph shows a slightly higher than expected temperature around zero volts; 
however, the temperature elevation is about 10 degrees at -3 volts, which matches the 
previous method of calculation. The offset can be accounted for by large base spreading 
resistance which one might expect from a lateral bipolar device. 
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Even though the criteria of a large electrically resistive path and small thermal 
resistive path exists between BJT and heater devices, the amount of power consumed to 
elevate the island ten degrees is quite.large. The amount of power consumed to generate a 
ten-degree temperature elevation was approximately 300 mW. The large power requirement 
can be accounted for by lateral thermal loss through the bulk, as transmission line theory 
would predict. The unexpected low well resistance may be another factor of thermal loss not 
observed by the BJT. The resistive value of the bulk resistance was about 60 ohms, which 
would indicate an additional silicide layer placed over the well resistor. This low resistance 
is probably on the same order of magnitude as the interconnect resistance. Thermal loss 
through the interconnect does not_ effect the island temperature to the same degree that the 
well resistor does due to the distance from the island and the type of material. Thus 
additional power would be required to observe the increase in island temperature that was 
expected. The extremely large power consumption makes this revision an unattractive heater 
for low power systems. Perhaps some modification of the layout would improve the thermal 
coupling while keeping the electrical coupling at a minimal. Alternatively, slightly heating a 
single transistor might result in curvature correction. 
The thermal coupling between adjacent islands is also observable. The lower curve in 
fig. 34 shows a decline with emitter voltage on one island as the voltage is slowly ramped up 
on another island. A current of 5 µA was put into the emitter. The base was held at 2 V. 
The distance between the islands is about 400 microns. At this distance, most of the heat 
must flow through the substrate. The temperature elevation appears to be about 5 degrees 
Celsius. 
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Fig. 34 . A graph showing the emitter voltage drop due to heating on an adjacent silicon island. 
The upper curve was an attempt to obtain the thermal time constant of the die. The 
emitter current was 10 µA, and the setup was much the same as the first curve. However, the 
voltage source across the heat resistor was disconnected, and the sweep was allowed to 
continue as a dummy sweep. Figure 35 shows another representation of the data. The y-axis 
is the emitter voltage, and time is the x-axis. The graph shows the gradual increase in emitter 
voltage with time as the second sweep is begun at about 220 seconds. At 220 seconds, the 
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Fig. 35 . A graph of the previous data shown with an x-axis of time. 
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emitter current is switched from 5 µA to 10 µA and the dummy sweep is begun. As the 
temperature of the die decreases with time, the emitter voltage increases as expected. From 
this data, an estimate of the thermal time constant of the die can be made. A packaged die 
has the thermal time constant of 2.76 seconds. 
A bandgap reference without thermal regulation was implemented as described 
previously using a discrete 324 quad operational amplifier, discrete resistors, and the 
fabricated SOI transistors. Figure 36 shows the data of a reference voltage and the 
corresponding data of the power supply. The average value of the slope of the references 
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Fig 36. A graph of the variation of the reference voltage with supply. 
with respect to the supply voltage is 0.189 V/V. 
Additionally, thermal testing was done on this bandgap by placing the devices in an 
oven. The results of the test as shown in fig. 37 do not reveal the characteristic curvature 
response as expected from a bandgap reference. There appears to be an offset in the curve 
possibly induced by a large parasitic base resistance or the thermal behavior of the discrete 
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Fig. 37. A graph of the reference's variation with respect to temperature. 
devices used in the test setup. The total change is 0.5% over 41 degrees. This value equates 
to 130 parts per million (ppm) per degrees Celsius. 
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CHAPTER 7. CONCLUSIONS 
This thesis has presented methodology for modeling thermal behavior of SOI using 
HSPICET~ The designer can use these techniques to better anticipate thermally induced 
behavior of his or her circuitry. Models using behavioral elements in HSPICE™can be 
implemented to simulate BJT like behavior. However, convergence issues tend to plague 
these models, which may necessitate a search for a simulation environment better suited for 
this type of application. Although the originally intended thermally regulated bandgap 
proposal does not work, further investigation of other devices may yield a heater that does 
not adversely affect the electrical behavior of the BJT or that does not consume a great 
amount of power is probably achievable on SOI. 
58 
REFERENCES 
[1] G. K. Wachutka, "Rigorous '.fhermodynamic Treatment of Heat Generation and 
Conduction in Semiconductor Device Modeling," IEEE Transactions on Computer-Aided 
Design, voL 9, pp. 1141-114, November 1990. 
[2] R. J. Reay, E. H. Klaassen, and G. T. A. Kovacs, "A Micromachined Low Power 
Temperature Regulated Bandgap Voltage Reference," IEEE Journal of Solid State 
Circuits, vol. 30, pp. 1374-1381, December 1995. 
[3]J. P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, Boston: Kluwer 
Academic Publishers, 1991. 
[4] C. F. Edwards, W. Redman-White, B. M. Tenbroek, M. S. L. Lee, andM. J. Uren, "The 
Effect of Body Contact Series Resistance on SOI CMOS Amplifier Stages," IEEE 
Transactions on Electron Devices, vol. 44, pp. 2290-2294, December 1997. 
[5] M. L. Alles, "Thin-Film SOI Emerges," IEEE Spectrum, pp. 37-45, June 1997. 
[6], "Peregrine Semiconductor Corp.," Peregrine, June 1998, http://www.peregrine-
semi.com. 
[7] F. P. McCluskey, R. Grzybowski, and T. Podlesak, High Temperature Electronics; Boca 
Raton: CRC Press, 1997. 
[8] J.P. Colinge, V.S. Lysenko, and A.N. Nazarov, Physical and Technical Problems of SOI 
Structures and Devices, Dordrecht: Kluwer Academic Publishers, 1995. 
59 
[9] B. G. Streetman, Solid State Electronic Devices, Englewood Cliffs: Prentice Hall, 1995. 
[10] S. Thornton, and A. Rex, Modern Physics for Scientist and Engineers, Fort Worth: 
Saunders College Publishing, 1993. 
[11] "Structure and Function," Melear, June 1999, http://www.melcor.com/structur.htm. 
[12] R. A. Serway, Physics for Scientist and Engineers, Philidelphi: Saunders College 
Publishing, 1990. 
[13] W. C. Johnson, Transmission Lines and Networks, New York: McGraw-Hill Book 
Company, Inc., 1950. 
[14] K. Fukahori, and P. Gray, "Computer Simulation of Integrated Circuits in the Presence 
of Electrothermal Interaction," IEEE Journal of Solid-State Circuits, vol. sc-11, pp. 834-
846, December 1976. 
[15] P. Raha, S. Ramaswamy, E. Rosenbaum, "Heat Flow Analysis for EOS/ESD Protection 
Device Design in SOI Technology," IEEE Transactions on Electron Devices, vol. 44, no. 
3, pp 464-471, March 1997. 
[16] M. Berger, and Z. Chai, "Estimation of Heat Transfer in SOI-MOSFET's," IEEE 
Transactions on Electron Devices, vol 38, pp. 871-875. 
[17] G. 0. Workman, J. G. Fossum, S. Krishnan, and M. M. Pelella, "Physical Modeling of 
Temperature Dependencies of SOI CMOS Devices and Circuits Including Self-Heating," 
IEEE Transaction.on Electron Devices, vol. 45, pp. 125-133, January 1998. 
60 
[18] G. C. M. Meijer, P. C. Schmale, and K. Van Zalinge, "A New Curvature-Corrected 
Bandgap Reference," IEEE Journal of Solid-State Circuits, vol. sc-17, pp. 1139-1143, 
December 1982. 
[19] M. G. R. Degrauwe, 0. N. Leuthold, E. A. Vittoz, H. J. Oguey, and A. Descombes, 
"CMOS Voltage References Using Lateral Bipolar Transistors," IEEE Journal of Solid-
State Circuits, vol. sc-20, pp. 1151-1157, December 1985. 
[20] D. A. Johns, and K. Martin, Analog Integrated Circuit Design, New York: John Wiley 
& Sons, Inc, 1996. 
[21] Y. P. Tsividis, "Accurate Analysis of Temperature Effects in Ic-Vbe Characteristics 
with Application to Bandgap Reference Sources," IEEE Journal of Solid-State Circuits, 
vol. SC-15, pp. 1076-1084, December 1980. 
[22] A. Sedra, and K. Smith, Microelectronic Czrcuits, New York: Oxford University Press, 
1991. 
[23] A. P. Brokaw, "A Simple Three-Terminal IC Bandgap Reference," IEEE Journal of 
Solid-State Circuits, vol. sc-9, pp. 388-393, December 1974. 
[24] HSPICE User's Manual, Sunnyvale, Meta-Software, Inc., 1995. 
[25] S. Cristoloveanu, and S .. S. Li, Electrical Characterization of Silicon-On Insulator 
Materials and Devices, Boston: Kluwer Academic Publishers, 1995. 
[26] P. R. Gray, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, New 
York: John Wiley & Sons, Inc, 1997. 
61 
[27] B. M. Tenbroek, M. S. L. Lee, W. Redman-White, J. T. Bunyan, and M. J. Uren, 
"Im.pact of Self-Heating and Thermal Coupling on Analog Circuits in SOI CMOS," IEEE 
Journal of Solid State Circuits, vol. 33, pp. 1037-1046, July 1998. 
[28] P.R. Ganci, J-J. J. Haijjar, T. Clark, P. Humphries, J. Lapham and D. Buss, "Self-
Heating in High Performance Bipolar Transistors Fabricated on SOI Substrates," IEEE, 
pp. 15.7.1-15.7.4, 1992 
[29] V. Ferlet-Cavrois, C. Marcandella, 0. Musseau, J. L. Leray, J. L. Pelloie, F. Martin, S. 
Kolev, and D. Pasquet, "High-Frequency Performances of a Partially Depleted 0.18-um 
SOI/CMOS Technology at Low Supply Voltage---Influence of Parasitic Elements," IEEE 
Electron Device Letters, vol. 19, pp. 265-267, July 1998. 
[30] N. Weste, and K. Eshraghian, Principals of CMOS VLSI Design: A Systems Perspective, 
Reading: Addison-Wesley Publishing Company, 1993. 
[31] J. Jomaah, F.Balestra, and G. Ghibaudo, "Self-Heating Effects in SOI MOSFET's 
Operated at Low Temperature," IEEE International SOI Conference Proceedings, pp. 82-
83, 1993. 
[32] P. Sailer, P. Singha!, J. Hopwood, D. Kaeli, P. Zavracky, K. Warner, and D. P. Vu, 
"Creating 3D Circuits Using Transferred Films," Circuits & Devices, pp. 27-30, 
November 1997. 
[33] J. S. Brodsky, and R. M. Fox, D. T. Zweidinger, and S. Veeraraghavan, "A Physics-
Based, Dynamic Thermal Impedance Model for SOI MOSFET' s," IEEE Transactions on 
Electron Devices, vol. 44, June 1997. 
[34] "Silicon-On-Insulator (SOI): The Benefits of SOI," mM, August 1998, 
http://www.chips.ibm.com/bluelogic/showcase/soi/bene I .html. 
62 
[35] M-C Hu, and S-L Jang, "An Analytical Fully-Depleted SOI MOSFET Model 
Considering the Effects of Self-Heating and Source/Drain Resistance," IEEE Transaction 
of Electron Devices, vol 45, pp. 797-801, April 1998. 
